

Low latency link development and MPS interface

Hooman Hassanzadegan

on behalf of:

Mehdi Mohammednezhad
(SIGMA connectivity)

BI forum, 22-24 Oct. 2019, Warsaw


www.europeanspallationsource.se

Background

BCM system has 3 special interfaces to external systems:


- BCM-FBIS interface:

LVDS port on the SIS8300-KU



- Optical interface for sending BCM data to other crates:

SFP port on the SIS8300-KU



- Timing:

From EVR over the crate backplane



BCM – FBIS interface

The BCM system sends the following signals to the FBIS:


- Beam Permit (redundant): OK / NOK
- BCM Ready (redundant): OK / NOK
- Beam Mode: 6 bits
- Beam Destination: 6 bits
- Beam Presence (crate 1A): YES / NO
- HV Presence (crate 1B): YES / NO

The FBIS uses this information to ensure that the BCM system has been configured for the correct beam and destination modes.

BCM – FBIS interface


	BCM crates
RJ45 cable Pin Mapping	1: <i>Reserved</i>
	2: <i>Reserved</i>
	3: ACCT Beam Permit P
	4: ACCT Ready signal P
	5: ACCT Ready signal N
	6: ACCT Beam Permit N
	7: ACCT Serial Datalink P
	8: ACCT Serial Datalink N
	Housing: Shield

Beam Permit and BCM Ready are discrete signals



The RJ-45 OUT port on the SIS8300-KU provides 4 LVDS channels.

Serial data link – packet structure (draft)




D0:	Beam Permit, BCM Ready
D1:	Beam Destination
D2:	Beam Mode
D3:	Beam presence, HV presence

DC-balance is provided by:


- D0-D3 and CRC bytes are Manchester encoded
- A balanced train of 0-1 is sent in between each 2 consecutive packets
- The Header has the same number of 0 and 1 bits

Serial data link – FPGA implementation

- Line driver: LVDS
- Line rate: 11 Mbps
- Line encoding: Manchester
- Error detection: CRC-8
- Ref clock: $8 * \text{bitrate}$



Receiver




Endurance tests of the BCM-FBIS interface

- The BCM and FBIS crates are hosted by two separate rack with a cable distance of ~ 20 m.
- The BCM electronics sends a data packet to a prototype FBIS every 10 μ s.
- BEAM_PERMIT and BCM_READY values are toggled and the BEAM_MODE and BEAM_DESTINATION values are incremented in each packet.
- A tester application is being used at the FBIS side for decoding the packets and measuring packet error rates.
- After 100 hours of run (i.e. 36 billion packets) in a 'quiet' environment, 2 CRC errors were detected.
- An LVDS protection module has also been developed with a prototype being used in the datalink tests.





On-site tests of the BCM-FBIS datalink





The screenshot shows the 'BCM datalink endurance test.vi' application interface. It includes a menu bar (File, Edit, View, Project, Operate, Tools, Window, Help), a toolbar with Run, Stop, and Pause buttons, and a 'STOP' button in the top right. The interface is divided into several sections:

- UART**: Raw data and Decoded data tabs.
- Devit**: Controls for SW 6-9, DK leds, and DIP SW.
- Configuration**: A table for 'n expected' values and 'Expected values'.
- Table**: A detailed log table with columns for UTC time, Time [ns], Switches, DK leds, dip SW, Vis, Type, Subtype, and Details.
- Periods**: Controls for 'period' and 'period margin'.
- HB visibility**: Controls for data reception, data err, missing err, and timing err across D0-D3.
- Statistics and error counters**: A table showing min/max periods, error data, error missing, error timing, and MD CRC error counter.
- Error generator**: Controls for 'Errors maker' (D0-D3) and 'Generate errors'.

Protection module for the BCM-FBIS interface



The protection module protects the LVDS buffers against DC currents and too-high / too-low voltages.



Forward Error Correction (FEC)


FEC using Reed Solomon codes is being studied as future improvement

Reed Solomon

- A powerful burst error correcting code
- The Reed-Solomon encoder takes a block of digital data and adds extra "redundant" bits.
- The advantage of using Reed-Solomon codes is that the probability of an error remaining in the decoded data is (usually) much lower than the probability of an error if Reed-Solomon is not used. This is often described as coding gain.

Interleaver

- Makes forward error correction more robust with respect to burst errors.





The optical link

Optical link use cases for the BCM system include:

- Sending BCM data to a downstream crate for differential current measurements
- Sending BCM data to other systems such as LLRF and Neutron Instruments
- Receiving beam data from other systems ex. FC for comparisons against BCM data
- Future upgrade of the BCM-FBIS interface

BCM optical cabling diagram




GBTx / Rx block diagram

• Transmitter

- ◻ Transfer a stream 16-bits data @ $fs < 125$ Msps
- ◻ CDC FIFO for synchronization between data source clock domain and link user clock domain
- ◻ Framer: make a frame from stream data. Length of frame : 10 samples
- ◻ Transfer high priority 16-bits message
- ◻ Rate of Msg < rate of stream data/10.
- ◻ Synchronizer and controller to give interrupt to Aurora for transfer Msg over the link.
- ◻ Msg can have own application layer protocol in order to transfer a packet with an error detection method.
- ◻ CRC-32 just works for stream data


• Receiver

- ◻ Rx EQ/Rx DFE/CDR done inside of Aurora
- ◻ CRC is checked inside of Aurora
- ◻ N delay in order to align data frame with crc ok signal
- ◻ CDC fifo for synchronizing extracted data and CRC with user space clock domain
- ◻ Msg data is directly extracted by Aurora just needs to be synchronized with the user domain clock




Low latency link IP bank

- Giga Transceiver IP @ 3.125 Gbps with encoding
- Aurora 8b10b IP core
- Tx and Rx 16-bits stream data @ fs < 125 Msps
- Transfer and receive a 16 bits Msg
- CRC-32bits Error check
- Detect channel and lane Error
- Ability of recovering the link after lane/channel error detection



Aurora configuration

- Lane width: 2 byte
- Line Rate: 3.125 Gbps
- Lanes: 2
- Refclk: 156.25 MHz
- Dataflow Mode: Duplex
- Interface: Framing
- Flow control: UFC
- Error Detection: CRC



Aurora 8B10B (11.1)

Documentation IP Location Switch to Defaults

Component Name: `aurora_8b10b_Ch1`

Core Options Shared Logic

Physical Layer

Lane Width (Bytes)	2
Line Rate (Gbps)	3.125 [0.5 - 6.25]
Column Used	right
Lanes	1
Starting GT Quad	Quad X0Y0
Starting GT Lane	X0Y2 [Selected GT X0Y2]
GT Refclk Selection	MGTREFCLK0 of Quad X0Y0
GT Refclk (MHz)	156.25
INIT clk (MHz)	156.25 [6.25 - 156.25]

Generate Aurora without GT

Link Layer

Dataflow Mode	Duplex
Interface	Framing
Flow Control	UFC
Back Channel	Sidebands

Scrambler/Descrambler Little Endian Support

Error Detection

CRC



Debug and Control

Vivado Lab Tools

OK Cancel

Performance analysis of a 3.125 Gbps optical link on the SIS8300-KU

Line rate: 3.125 Gbps
IP core: Aurora 8b/10b




Latency of the optical link transceiver based on Aurora 8b/10b Xilinx IP core

The EYE diagram on a SFP port

- **Data path latency without CRC detection: 428 ns**
- **Bit error rate: < 2e-15.**

BCM timing requirements


1. ADC clock (from EVR over backplane): 88.0525 MHz, locked to RF
2. Pulse trigger (from EVR over backplane): same width and frequency as the beam pulse; should be received by the BCM FPGA 100 us before the beam pulse.



3. Beam mode: pulse current, width and repetition rate; upon changing to a new beam mode, the BCM FW reads/sets new MPS thresholds corresponding to that mode (lookup table in the FPGA); mode no. and definition based on **ESS-0038258**
4. Beam destination mode: beam destination
5. Calibration announcement: ACCT auto calibration starts at a well-defined time after receiving the announcement.

Pulse width changes from the ISrc to the MEBT

The ISrc, LEBT and MEBT pulses have different lengths and this will require 3 triggers with different lengths / timing for the BCM FW.



Summary / next steps

- BCM-FBIS interface has been discussed and agreed with the MPS group (little changes may still happen).
- Endurance tests with the final BCM electronics, final CAT-6A cable and a prototype FBIS are ongoing in the FEB.
- An LVDS protection module has been developed for the BCM-FBIS interface with a prototype being currently used in the tests.
- FEC and Reed-Solomon is being studied as a future upgrade.
- The optical link has successfully been used for testing the differential alarms.
- Adding FBIS data to the optical link is being studied as a future upgrade of the BCM-FBIS interface.