

# IFC\_1410 & IFC\_1420 MTCA.4 Single Board Computers Overview

PSI, Villigen, Switzerland  
13 April 2016

This document presents an overview of the IFC\_1410, IFC\_1420 and RXI\_1460 boards as defined in the corresponding Conceptual Design documents. The actual design of these board is subject to discussion. Please consult the Open Issues documents.

- Introduction
- Roadmap
- Side-by-side comparison IFC\_1210 vs IFC\_1410
- IFC\_1410 Architecture
- IFC\_1420 Architecture
- Rear Transition Module (RXI\_1460)
- Conclusion

- The IFC\_1410 is an evolution of the IFC\_1210
- It supports the same eco-system :
  - FMC products (DACs & ADCs)
  - Tosca FPGA Design Kit
  - Software products (Linux-based)
- The IFC\_1420 is a variant of the IFC\_1410 with an on-board ADC function
- The differences between the IFC\_1410 and IFC\_1210 are given hereafter

# Roadmap

## IOxOS Commitment to the MTC.A.4 Form Factor

## Front-Side Boards

- IFC\_1410 : Intelligent FMC Carrier
- *IFC\_1411 : Hypothetical next generation of IFC*
- IFC\_1420 : IFC\_1410 + ADC3110/3111
- *IFC\_1421 : Hypothetical variant/evolution of IFC\_1420*

## Rear-Side Boards

- RXI\_1460 : XMC/PMC and IO extension for IFC\_1410
- *RXI\_1461 : Hypothetical FMC carrier*
- *RCE\_1470 : Hypothetical COM Express processing board*

# Side-by-side Comparison IFC\_1210 vs IFC\_1410

Feature	IFC_1210	IFC_1410
Form factor	6U VME64X	Double-width, mid-size (4HP) or full-size (6HP) MTCA.4
Height	233 mm	148 mm
Depth	160 mm	180 mm
Surface	373 cm <sup>2</sup>	266 cm <sup>2</sup>
Cooling	Air-cooled	Air-cooled
Live Insertion Capability	Yes	Yes (both AMC- and RTM-side)
Board Management	N/A	Yes (MMC)



Feature	IFC_1210	IFC_1410
VME	VME64x 2eSST	N/A
Ethernet	2x Gigabit Ethernet (CPU→FP)	2x Gigabit Ethernet (CPU→AMC) 2x Gigabit Ethernet (CPU→RTM) 2x 10Gig Ethernet (CPU→RTM) <sup>(*)</sup>
PCIe	VME P0 UHM: 1x 8-lane PCIe Gen2 or 2x 4-lane PCIe Gen2 or 4x 2-lane PCIe Gen2 or 8x 1-lane PCIe Gen2	2x 1-lane PCIe Gen2 (CPU→RTM) <sup>(*)</sup> 2x 4-lane PCIe Gen2 (FPGA→AMC)
User IO	112 IOs VME P2	4x point-to-point (FPGA→AMC) 4x shared bus MLVDS (FPGA→AMC) Up to 40 differential pairs (FPGA→RTM)


<sup>(\*)</sup> 2x XFI and 2x PCIe are mutually exclusive. When using PCIe, the 4-lane PCIe link between the CPU and the Central FPGA is a Gen3. When using XFI, the link is a Gen2 due to T2081 limitations.


Feature	IFC_1210	IFC_1410
FMC slots	Dual VITA-57	Dual VITA-57 (with lower voltage VADJ)
XMC slots	Dual VITA-42.3	N/A (Single slot available on rear transition board RXI_1460)
PMC slots	Single IEEE P1386.1	N/A (Single slot available on rear transition board RXI_1460)
Rear IO	UHM P0 (7 Gbps)	4HP : dual ADF 30 differential pairs 6HP : dual ADF 40 differential pairs


Feature	IFC_1210	IFC_1410
CPU	Freescale P2020 @ 1.2 GHz	Freescale T2081 @ up to 1.8 GHz
CPU SDRAM	Up to 2 GB on-board 64-bit DDR3-600 SDRAM with ECC	Up to theoretical 256 GB 64-bit DDR3-2133 SODIMM <i>without ECC</i>
Local storage	256 MB NAND flash	4 GB NAND flash (optional)
Non-volatile memories	16 MB NOR flash for CPU boot 16 MB NOR flash for FPGA config	64 MB NOR flash for CPU boot 128 MB SPI flash for FPGA config
Altivec	No	Yes
Floating Point	Software emulation	Hardware FPU

Feature	IFC_1210	IFC_1410
FPGA	Xilinx Virtex-6T LX130T (other devices available on demand)	Xilinx Kintex UltraScale KU040 (other devices available on demand)
LUTs	80'000	242'400
FFs	160'000	484'800
Distributed RAM	1.7 Mbits	7.0 Mbit
Block RAM	9.3 Mbits	21.1 Mbits
DSPs	480	1'920
MGTs	20 GTX @ 6.6 Gbps (-3, -2 speed grades) or 5 Gbps (-1)	20 GTH @ 16.3 Gbps (-3E, -2E, -2I speed grades) down to 10.3125 Gbps (-1LI speed grade)


# IFC\_1410 Architecture













## Why a Kintex UltraScale device ?

- 15-year end-of-life starting in 2015
- Multiple PCIe Gen3 endpoints
- 16 Gbps transceivers interesting for JEDS204B







Requirement ?

# IFC\_1410 Eco-System

- The IFC\_1410 is designed to be compatible with the IFC\_1210
- Existing and future FMC products will be usable both on the IFC\_1210 and IFC\_1410

## ADC\_3110 / ADC\_3112







- The FPGA architecture is based on Tosca III Network on Chip environment, an evolution of Tosca II
- Applications developed for the IFC\_1210 can be reused with minimal effort
- Existing applications will be available:
  - Waveform generator (DAC\_3113)
  - Oscilloscope applications (ADC\_3110/\_3111)
  - LLRF / 16-bit ADC 250 Msps (ADC\_3110)

- The IFC\_1410 will bootstrap from UBOOT, then run Linux
- IOxOS will provide all the necessary device drivers and tools to operate the IFC\_1410
- Existing applications developed for the IFC\_1210 will run on the IFC\_1410

IFC\_1420

- Same processing units as IFC\_1410 (CPU & FPGAs)
- Single HPC VITA-57 FMC slot
- On-board ADC3110/ADC3111 function seen as a FMC
- DESY.A1-compliant ADF interface to supply the analog signals to the ADC function
- From the software and FPGA firmware standpoints, an IFC\_1420 behaves like an IFC\_1410 with an ADC3110/ADC3111 FMC

# Rear Transition Module RXI\_1460 (previously known as RXI\_1411)

The exact functionality of the RXI\_1460 rear-transition module is subject to discussion.

- Dual RJ45 Gigabit Ethernet ?
- Dual SFP+ 10Gig Ethernet ?
- PMC ?
- XMC ?
- SSMC for ultra-low jitter clock input ?

# Conclusion